

---

# SYSC3601

## Microprocessor Systems

### Unit 6:

## Input/Output (I/O) Systems

# Topics/Reading

---

1. I/O Ports, design, and address decoding.
2. Programmed I/O structures
3. 82C55 - Programmable peripheral interface chip.

Reading: Chapter 11, sections 1-3

Intel specifications: 8255A

# I/O Mapping Options

---

Two methods are available:

1. I/O mapped I/O (isolated I/O)

I/O Ports are isolated from memory in a separate I/O address space.

Memory can be expanded to full size

Data transfer from/to I/O is restricted to IN and OUT instructions.

Separate control signals using M/IO, WR, RD enable I/O ports.

Intel-based PC's use isolated I/O

— — —

# I/O Mapping Options

---

Two methods are available:

## 2. Memory Mapped I/O

I/O device is treated as a memory location.

Any memory transfer instruction can be used to access the device.

Reduces amount of system memory available to applications.

Reserves fixed portion(s) of the memory map for I/O.

6800, 68000 uses memory-mapped I/O.

# I/O Instructions

---

8086/8088 provides 2 instructions:

IN for I/O Input

OUT for I/O Output

Transfers data between I/O device and the **accumulator**

Ex:

IN AL, 45h	byte	Immediate, fixed 8-bit port
IN AX, 46h	16-bit	Immediate
IN AL, DX	byte	Variable port
IN AX, DX	16-bit	Variable port
OUT 45h, AL	byte	Immediate

# I/O Instructions

---

IN and OUT cause the I/O address (port number) to appear on the address bus.

8-bit port address: A7-A0 with A15-A8 = 0

16-bit port address: A15-A0

Note: Address lines A16-A19 are undefined during an I/O operation.

8-bit fixed port address – 256 ports only with range 00H-FFH.

16-bit variable port address – 2<sup>16</sup> ports (64K) with range 0000H-FFFFH.

Must use DX to hold 16-bit port number

Some systems only decode A7-A0 for I/O – limited to 256 ports.

PC's decode A15-A0, i.e., the full 64K range is available.

All Intel  $\mu$ P beyond the 8086/88 have INS and OUTS instructions for string transfers between memory and I/O devices.

# I/O Design

## 1. Basic Input Interface


connects I/O device to data bus for input.

**must** be buffered (ex 74LS244) (must have high impedance state).

may be latched (ex 74LS373 or '374).

buffer or latch is enable by decoding address and control lines.

Switches set  
by user.




# I/O Design

## 2. Basic Output Interface

Connects I/O device to data bus for output.

**must** be latched (ex: 74LS373 or '374)

latch is enabled (clocked) by decoding address and control lines.





# I/O Design


## 3. Latched Input Port + Strobe and Status

External device uses strobe input signal to input new data

Status tells  $\mu$ P that new data is waiting (reset by reading data)


*;assume data port is 1001H*  
*;assume status port is 1000H*

```
MOV DX, 1000H
LOOP1: IN AL, DX
AND AL, 01H
JE LOOP1
MOV DX, 1001H
IN AL, DX
```



*Address decode will respond to 2 addresses and generate either RSTATUS or RPORT*

# Read Cycle for 'IN AL, DX' for Reading Data Port



## 4. Handshaking

Strobe alone does not guarantee that transfer was successful

Potential data loss

Need feedback signals -> Handshaking!

Usually have ACK<sub>(nowledge)</sub> signal to indicate successful transfer.

Required to synchronize data transfer.

### Partial handshaking (pulse mode)

Strobe data in (brief pulse on strobe line)

Pulse acknowledge signal (brief pulse on acknowledge line)

2-edge system (rising edges of fixed-width pulses)

### Full handshaking (*you are not responsible for this...*)

4-edge system

Strobe is held high until  $\mu\text{P}$  acknowledges receipt of new data


Acknowledge held high until new data given.

Pulse mode or full handshaking can be accomplished using:


(a) Polling:  $\mu\text{P}$  queries device at regular intervals.

(b) Interrupts: signal  $\mu\text{P}$  that device needs servicing (later)

# I/O Design – Full Handshaking



1. VALID signal latches/strobes data into port
2. The STATUS bit is set by the VALID signal
3.  $\mu$ P reads the STATUS bit
4.  $\mu$ P reads DATA resets STATUS asserts ACK
5. Device sees ACK deasserts VALID prepares next data
6. Port deasserts ACK when VALID is deasserted



## 4-edge system

*(not responsible for this, focus on 2-edge system)*

# I/O Interfacing Example 1

---


A supervisor control system requires 64 switches and 64 LEDs to be interfaced to an 8088 $\mu$ P.

Assumptions and constraints:

1. 8088 is demultiplexed and buffered.
2. each 8-bit input port (switch) and corresponding 8-bit output port (LED) pair is to have the same address.
3. I/O mapped I/O is used with addresses running sequentially from CBF0H - CBF7H.
4. Use decoders, latches, buffers and logic gates as required.
5. Subroutine reads switches and set corresponding LED using programmed I/O (as opposed to interrupts).

# I/O Interfacing Example 1


## 1) Supervisory Control System Architecture:



# I/O Interfacing Example 1


## 2) Address decoding

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	0	1	0	1	1	1	1	1	1	0	0	0	0
1	1	0	0	1	0	1	1	1	1	1	1	0	1	1	1
<b>CNST</b>												<b>Select</b>			
<b>Logic Decoder (<math>\overline{\text{SEL}}</math>)</b>											G1	G2A	C	B	A
											<b>74LS138</b>				



# I/O Interfacing Example 1

## 3) Interface Design



<sup>a</sup>Only one input and one output bank at address CBF4H is shown.



# I/O Interfacing Example 1

---

## 4) Operation

MOV DX, CBF4h ; Load port address.

IN AL, DX ; Read switches.

OUT DX, AL ; Update LED's

## Read:

(a) T1: CBF4h → Address Lines, '1' → IO/M.

(b) '138 enabled with A2A1A0 = 100; Y4 ← '0'

(c) 74LS244 enabled → switch data appears on D7-D0

(d) T2: '0' → RD

(e) T3: Data read by μP at end of T3.

(f) T4: '1' → RD, address & control de-asserted by μP

—

# I/O Interfacing Example 1

---

4) Con't

```
MOV DX, CBF4H    ; Load port address.
```

```
IN AL, DX       ; Read switches.
```

```
OUT DX, AL      ; Update LED's
```

**Write:**

(a) T1: CBF4h → Address Lines, '1' → IO/M

(b) '138 enabled with A2A1A0 = 100; Y4 ← '0'

(c) T2: '0' → WR, Data on D7-D0

(d) T4: '1' →  $\overline{WR}$ , clocks '374. D-inputs to Q-outputs.


Address, data & control de-asserted by  $\mu P$ .

# 82C55 Programmable Peripheral Interface

---

Note: 82C55 structure, functions, interfacing is done in class. Software, programming is homework for LAB 2 Prep.

General Structure:



# 82C55 Programmable Peripheral Interface

---

Used in PC's to interface to keyboard and parallel ports.

Three I/O Ports, programmed in groups of 12 pins.

Group A: PA7–PA0 PC7–PC4

Group B: PB7–PB0 PC3–PC0

Pins A1 and A0 are used to select an internal register or port.

A 1	A 0	Function
0	0	Port A
0	1	Port B
1	0	Port C
1	1	Command register (write only)

Access to 82C55: CS=0, the A1A0 determines function.

## I/O Interfacing Example 2

---

Ex: Interface an 82C55 to an 8086 $\mu$ P so that the I/O ports have the following addresses:

Port A: 00C0

Port B: 00C2

Port C: 00C4

Command Reg: 00C6

*Note that this design will only support 8-bit reads/writes to even port addresses (even though 8086 has a 16-bit data bus).*

# I/O Interfacing Example 2

Solution:

1. Port addresses:

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>00C0:</b>	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0
<b>00C2:</b>	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1	0
<b>00C4:</b>	0	0	0	0	0	0	0	0	1	1	0	0	0	1	0	0
<b>00C6:</b>	0	0	0	0	0	0	0	0	1	1	0	0	0	1	1	0
	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>C</b>	<b>A1</b>	<b>A0</b>	<b>C</b>

Decode to enable 82C55


82C55  
Address Lines

# I/O Interfacing Example 2

---

Solution con't:


2. Address decoding:



# I/O Interfacing Example 2

Solution con't:

3. Design interface:





# 82C55 Programmable Peripheral Interface

---

Modes of operation:

Commands are written to the command register port.

3 modes of operation:

## **Mode 0** Basic I/O

Two 8-bit ports (A&B) and two 4-bit ports (C7-C4 and C3-C0)

Any port can be selected as input or output.

Outputs are latched.

Inputs are **NOT** latched.

# 82C55 Programmable Peripheral Interface

---

Modes of operation con't:

## **Mode 1** Strobed Input/Output

Two groups:

Group A = Port A & C7-C3

Group B = Port B & C2-C0

8-bit ports A or B can be used for input or output (both latched).

Port C pins can be used for control and status of 8-bit port.

# 82C55 Programmable Peripheral Interface

---

Modes of operation con't:

**Mode 1** control signals for input:

$\overline{STB}$  Strobe input                      **INPUT TO 82c55**

loads data into input latch.

IBF Input buffer full                      **OUTPUT FROM 82c55**


signals that input data has been latched and is ready to read.

INTR Interrupt request


used to interrupt  $\mu P$  .

Enabled by INTE command to Port C.


# 82C55 Mode 1 Input Port



# 82C55 Mode 1 Input Port



(a)



(b)

# 82C55 Programmable Peripheral Interface

---

Modes of operation con't:

**Mode 1** control signals for output:

$\overline{\text{OBF}}$  Output Buffer Full

data is ready in port to be read by an external device.


$\overline{\text{ACK}}$  Acknowledge Input

Informs 82C55 that data has been read and accepted by peripheral device.

INTR Interrupt request


Used to signal  $\mu\text{P}$  that peripheral has accepted data and that the next output data can be sent.

# 82C55 Mode 1 Output Port




Could use  $\overline{OBF}$  signal from  $PC_1$  instead of generating manually via the  $PC_4$  general purpose I/O pin.

# 82C55 Mode 1 Output Port



(a)

Starting state:  
 - Interrupt has been requested.  
 - Must provide new data to 82C55 to clear the request.



(b)



# 82C55 Programmable Peripheral Interface


---

Modes of operation con't:


## **Mode 2** Strobed Bidirectional bus I/O

- communications with peripheral on 8-bit transceiving port.
- used in Group A only.
- 5-bits of control from Port C.
- Both inputs and outputs are latched.
- Control signals are  $\overline{STB}$ , IBF,  $\overline{OBF}$ ,  $\overline{ACK}$ , INTR.

# 82C55 Mode 2 Bi-directional Port



(a)



# 82C55 Programmable Peripheral Interface

## Summary of modes

		Mode 0	Mode 1	Mode 2
Port A		IN	OUT	I/O
Port B		IN	OUT	Not used
	0	IN	INTR <sub>B</sub>	I/O
	1		IBF <sub>B</sub>	I/O
	2		STB <sub>B</sub>	I/O
Port C	3		INTR <sub>A</sub>	INTR
	4		STB <sub>A</sub>	STB
	5		IBF <sub>A</sub>	IBF
	6		I/O	ACK
	7		I/O	OBF

*No need to memorize these...*