


We wish to implement a band-pass filter to demodulate an AM radio station with frequency content in the range 726–734kHz (content in this range should be accepted  $\pm 1\%$ ). We need to reject frequencies below 720kHz and above 740kHz by at least 40dB. We use a DSP system with a sampling frequency of 2MHz.

Our DSP takes 1 clk cycle for addition and 5 clk cycles for multiplication (assume other operations are zero cost). This DSP is available in versions with clk speeds of: 1MHz, 2MHz, 5MHz, 10MHz, 20MHz, 50MHz, 100MHz, 200MHz, 500MHz, 1Ghz, 2GHz. Faster DSPs are more expensive and use up batteries faster.

A. Sketch the filter specifications. What are  $\omega_{p,L}$ ,  $\omega_{p,H}$  and  $\omega_{s,L}$ ,  $\omega_{s,H}$ .

Answer:



$$f_{S,L} = 720\text{kHz} \rightarrow f_{S,L\text{norm}} = 720\text{kHz}/2\text{MHz} = .360 \text{ cyc/sample} \rightarrow \omega_{S,L\text{norm}} = .360 (2\pi) \text{ rad/sample}$$

$$f_{P,L} = 726\text{kHz} \rightarrow f_{P,L\text{norm}} = 726\text{kHz}/2\text{MHz} = .363 \text{ cyc/sample} \rightarrow \omega_{P,L\text{norm}} = .363 (2\pi) \text{ rad/sample}$$

$$f_{P,H} = 734\text{kHz} \rightarrow f_{P,H\text{norm}} = 734\text{kHz}/2\text{MHz} = .367 \text{ cyc/sample} \rightarrow \omega_{P,H\text{norm}} = .367 (2\pi) \text{ rad/sample}$$

$$f_{S,H} = 740\text{kHz} \rightarrow f_{S,H\text{norm}} = 740\text{kHz}/2\text{MHz} = .370 \text{ cyc/sample} \rightarrow \omega_{S,H\text{norm}} = .370 (2\pi) \text{ rad/sample}$$

$$\delta_S \rightarrow \text{given by 40dB spec } \delta_S = 10^{-40/20} = .01$$

$$\delta_P \rightarrow 1\% \text{ so } \delta_P \rightarrow 0.01$$

B. Calculate  $\omega_c$ ,  $\omega_0$  for the BPF. Calculate the ideal BPF.

Answer

$$\omega_{\text{lower cutoff}} = (\omega_{S,L\text{norm}} + \omega_{P,L\text{norm}})/2 = .3615(2\pi) \text{ rad/sample}$$

$$\omega_{\text{upper cutoff}} = (\omega_{P,H\text{norm}} + \omega_{S,H\text{norm}})/2 = .3685(2\pi) \text{ rad/sample}$$

$$\omega_0 = (\omega_{c,L} + \omega_{c,H})/2 = .365(2\pi) \text{ rad/sample}$$

$$\omega_{c,L} = \omega_0 - \omega_{\text{lower cutoff}} = .0035(2\pi)$$

$$\omega_{c,H} = \omega_{\text{upper cutoff}} - \omega_0 = .0035(2\pi)$$

$$\text{TBW}_L = (\omega_{P,L\text{norm}} - \omega_{S,L\text{norm}}) = .003(2\pi) \text{ rad/sample} \rightarrow .003 \text{ cyc/sample}$$

$$\text{TBW}_H = (\omega_{S,H\text{norm}} - \omega_{P,H\text{norm}}) = .003(2\pi) \text{ rad/sample} \rightarrow .003 \text{ cyc/sample}$$

$$h_{\text{BPF,IDEAL}}[n] = 2\cos[n\omega_0][\omega_c/\pi]\text{sinc}[n\omega_c/\pi] \quad \text{per slide 20.17}$$

$$= 2\cos[n(0.730\pi)][.007]\text{sinc}[n(.007)]$$

Note – filter is symmetric (Transition bands have same specification)

C. Choose a windowing function and window length for this filter.

Answer

40dB stop band specification  $\rightarrow$  Hann is acceptable window (per slide 22.14)

For Hann:  $1.56/L = \text{TBW} = .003$

$L = 1.56/.003 = 520 \rightarrow M = 2L+1 = 1041$

D. Calculate the expression for the FIR filter to implement this specification.

Answer

$$\begin{aligned} h_{\text{BP}}[n] &= h_{\text{window}}[n] h_{\text{BP,IDEAL}}[n] \\ &= (0.5 + 0.5\cos(\pi(n-L)/L))(2\cos[(n-L)\omega_o][\omega_c/\pi]\text{sinc}[(n-L)\omega_c/\pi]) \\ &= (0.5 + 0.5\cos(\pi(n-520)/520))(2\cos[(n-520)(0.730\pi)][.007]\text{sinc}[(n-520)(.007)]) \end{aligned}$$

E. To implement this filter as an FIR convolution, how many multiplies and additions are required per output sample.

Answer:

$$M = 1041$$

So convolution requires

$$M \text{ multiplies per sample} \quad 1041 * 5 \text{ clk/mult} = 5205$$

$$M-1 \text{ additions per sample} \quad 1040 * 1 \text{ clk/add} = 1040$$

$$\text{Total} \quad 6245 \text{ clks/sample}$$

F. What is the slowest clock speed DSP that can be used for this application using FIR convolution?

Answer:

2MHz sampling – Need processor  $> 6245 * 2\text{MHz} = 12.49\text{GHz}$

None of the available processors will meet the need.

G. To implement this filter using FFT block processing, calculate how many multiplies and additions are required per output sample:

- for  $N=2048$
- for  $N=4096$

Answer:

$$N=2048$$

$$M=1041$$

$$B=N-M+1 = 2048-1041+1 = 1008 \text{ - processing 1008 sample length blocks}$$

FFT Mults	$(N/2)(\log_2 N - 2) + 1$	$(2048/2)(\log_2 2048 - 2) + 1$	9217	*5	46085
FFT Adds	$N \log_2 N$	$2048 \log_2 2048$	22528	*1	22528
Filter Mults	N	2048	2048	*5	10240
IFFT Mults	$(N/2)(\log_2 N - 2) + 1$	$(2048/2)(\log_2 2048 - 2) + 1$	9217	*5	46085
IFFT Adds	$N \log_2 N$	$2048 \log_2 2048$	22528	*1	22528
Overlap Adds	N	2048	2048	*1	2048

Total clocks per Blocks					149.5K
Clocks / samples		$=149.5K/B = 149.5K/1008 =$			148.3 clocks/sample

$$N=4096$$

$$M=1041$$

$$B=N-M+1 = 4096-1041+1 = 3056 \text{ - processing 3056 sample length blocks}$$

FFT Mults	$(N/2)(\log_2 N - 2) + 1$	$(4096/2)(\log_2 4096 - 2) + 1$	20481	*5	102405
FFT Adds	$N \log_2 N$	$4096 \log_2 4096$	49152	*1	49152
Filter Mults	N	4096	4096	*5	20480
IFFT Mults	$(N/2)(\log_2 N - 2) + 1$	$(4096/2)(\log_2 4096 - 2) + 1$	20481	*5	102405
IFFT Adds	$N \log_2 N$	$4096 \log_2 4096$	49152	*1	49152
Overlap Adds	N	4096	4096	*1	4096

Total clocks per Blocks					327.7K
Clocks / samples		$=327.7K/B = 327.7K/3056 =$			107.2 clocks/sample

H. What is the slowest clock speed DSP that can be used for this application using DSP block processing?

Answer:

At  $N = 2048$  min processor =  $148.3 * 2\text{MHz} = \sim 0.3\text{GHz}$  so use 500Mhz (1GHz more likely)

At  $N = 4096$  min processor =  $107.2 * 2\text{MHz} = \sim 0.2\text{GHz}$  so use 500Mhz (likely do not need 1G)

I. What is the processing delay for the FIR?

Answer:

$N=2048$  ;  $\text{CPU}_f = 500\text{MHz}$   
 $F_s = 2\text{MHz} \rightarrow T_s = 0.5 \times 10^{-6} \text{ secs}$   
 $\text{CPU}_t = 2 \times 10^{-9} \text{ secs}$   
Processing delay

$$\text{Block delay} = B * T_s = 1008 * 0.5 \times 10^{-6} = .504 \text{msec}$$
$$\text{Filter delay} = \text{CLKS} * \text{CPU}_t = 149.5 \times 10^3 * 2 \times 10^{-9} = .299 \text{ msec}$$

$$\text{Delay} = .803 \text{ msec}$$

$N=4096$ ;  $\text{CPU}_f = 500\text{MHz}$   
 $F_s = 2\text{MHz} \rightarrow T_s = 0.5 \times 10^{-6} \text{ secs}$   
 $\text{CPU}_t = 2 \times 10^{-9} \text{ secs}$   
Processing delay

$$\text{Block delay} = B * T_s = 3056 * 0.5 \times 10^{-6} = 1.528 \text{msec}$$
$$\text{Filter delay} = \text{CLKS} * \text{CPU}_t = 327.7 \times 10^3 * 2 \times 10^{-9} = .655 \text{ msec}$$

$$\text{Delay} = 2.183 \text{ msec}$$