Unit 6:
Input/Output (I/O) Systems
1. I/O Ports, design, and address decoding.
2. Programmed I/O structures
3. 82C55 - Programmable peripheral interface chip.

Reading: Chapter 11, sections 1-3
   Intel specifications: 8255A
I/O Mapping Options

Two methods are available:

1. I/O mapped I/O (isolated I/O)

   I/O Ports are isolated from memory in a separate I/O address space.

   Memory can be expanded to full size

   Data transfer from/to I/O is restricted to IN and OUT instructions.

   Separate control signals using M/IO, WR, RD enable I/O ports.

   Intel-based PC’s use isolated I/O
I/O Mapping Options

Two methods are available:

2. Memory Mapped I/O

I/O device is treated as a memory location.

Any memory transfer instruction can be used to access the device.

Reduces amount of system memory available to applications.

Reserves fixed portion(s) of the memory map for I/O.

6800, 68000 uses memory-mapped I/O.
# I/O Instructions

8086/8088 provides 2 instructions:
- **IN** for I/O Input
- **OUT** for I/O Output

Transfers data between I/O device and the **accumulator**

Ex:

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Size</th>
<th>Type</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>IN AL,45h</strong></td>
<td>byte</td>
<td>Immediate, fixed 8-bit port</td>
</tr>
<tr>
<td><strong>IN AX,46h</strong></td>
<td>16-bit</td>
<td>Immediate</td>
</tr>
<tr>
<td><strong>IN AL,DX</strong></td>
<td>byte</td>
<td>Variable port</td>
</tr>
<tr>
<td><strong>IN AX,DX</strong></td>
<td>16-bit</td>
<td>Variable port</td>
</tr>
<tr>
<td><strong>OUT 45h,AL</strong></td>
<td>byte</td>
<td>Immediate</td>
</tr>
<tr>
<td><strong>OUT DX,AX</strong></td>
<td>16-bit</td>
<td>Variable port</td>
</tr>
</tbody>
</table>
I/O Instructions

IN and OUT cause the I/O address (port number) to appear on the address bus.
  8-bit port address: A7-A0 with A15-A8 = 0
  16-bit port address: A15-A0

Note: Address lines A16-A19 are undefined during an I/O operation.

8-bit fixed port address – 256 ports only with range 00H-FFH.
16-bit variable port address – 216 ports (64K) with range 0000H-FFFFH.
   Must use DX to hold 16-bit port number

Some systems only decode A7-A0 for I/O – limited to 256 ports.
PC’s decode A15-A0, i.e., the full 64K range is available.
All Intel µP beyond the 8086/88 have INS and OUTS instructions for string transfers between memory and I/O devices.
I/O Design

1. Basic Input Interface
   connects I/O device to data bus for input.
   **must** be buffered (ex 74LS244) (must have high impedance state).
   may be latched (ex 74LS373 or '374).
   buffer or latch is enable by decoding address and control lines.

Switches set by user.
2. Basic Output Interface

Connects I/O device to data bus for output.

**must** be latched (ex: 74LS373 or '374)

latch is enabled (clocked) by decoding address and control lines.

Why use falling edge?
3. Latched Input Port + Strobe and Status

External device uses strobe input signal to input new data

Status tells μP that new data is waiting (reset by reading data)

;assume data port is 1001H
;assume status port is 1000H

MOV DX, 1000H
LOOP1: IN AL, DX
AND AL, 01H
JE LOOP1
MOV DX, 1001H
IN AL, DX

Address decode will respond to 2 addresses and generate either RSTATUS or RPORT
Read Cycle for ‘IN AL, DX’ for Reading Data Port

ONE BUS CYCLE

T1

T2

T3

T4

CLK

ADDRESS /DATA

ALE

RD

RPORT

STATUS

Data port address

data (TO \(\mu P\))

Enable tri-state drivers

Disable tri-state drivers

Data captured in \(\mu P\)
4. Handshaking

Strobe alone does not guarantee that transfer was successful

Potential data loss

Need feedback signals -> Handshaking!

Usually have ACK(nowledge) signal to indicate successful transfer.

Required to synchronize data transfer.

Partial handshaking (pulse mode)

Strobe data in (brief pulse on strobe line)

Pulse acknowledge signal (brief pulse on acknowledge line)

2-edge system (rising edges of fixed-width pulses)

Full handshaking (you are not responsible for this…)

4-edge system

Strobe is held high until µP acknowledges receipt of new data

Acknowledge held high until new data given.

Pulse mode or full handshaking can be accomplished using:

(a) Polling: µP queries device at regular intervals.

(b) Interrupts: signal µP that device needs servicing (later)
I/O Design – Full Handshaking

1. VALID signal latches/strobes data into port
2. The STATUS bit is set by the VALID signal
3. µP reads the STATUS bit
4. µP reads DATA resets STATUS asserts ACK
5. Device sees ACK deasserts VALID prepares next data
6. Port deasserts ACK when VALID is deasserted

**4-edge system**
*(not responsible for this, focus on 2-edge system)*
I/O Interfacing Example 1

A supervisor control system requires 64 switches and 64 LEDs to be interfaced to an 8088µP.

Assumptions and constraints:

1. 8088 is demultiplexed and buffered.

2. each 8-bit input port (switch) and corresponding 8-bit output port (LED) pair is to have the same address.

3. I/O mapped I/O is used with addresses running sequentially from CBF0H- CBF7H.

4. Use decoders, latches, buffers and logic gates as required.

5. Subroutine reads switches and set corresponding LED using programmed I/O (as opposed to interrupts).
1) Supervisory Control System Architecture:
I/O Interfacing Example 1

2) Address decoding

<table>
<thead>
<tr>
<th></th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>CNST</th>
<th>Select</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logic Decoder (SEL)</td>
<td>74LS138</td>
</tr>
</tbody>
</table>

![Logic Diagram](image)
3) Interface Design

*aOnly one input and one output bank at address CBF4H is shown.*
**I/O Interfacing Example 1**

4) Operation

```
MOV DX, CBF4h ; Load port address.
IN AL, DX    ; Read switches.
OUT DX, AL   ; Update LED’s
```

**Read:**

(a) T1: CBF4h → Address Lines, ‘1’ → IO/M.
(b) ’138 enabled with A2A1A0 = 100; Y4 ← ‘0’
(c) 74LS244 enabled → switch data appears on D7-D0
(d) T2: ‘0’ → RD
(e) T3: Data read by µP at end of T3.
(f) T4: ‘1’ → RD, address & control de-asserted by µP
I/O Interfacing Example 1

4) Con’t

MOV DX, CBF4H ; Load port address.
IN AL, DX   ; Read switches.
OUT DX, AL  ; Update LED’s

Write:

(a) T1: CBF4h → Address Lines, ‘1’ → IO/M
(b) ‘138 enabled with A2A1A0 = 100; Y4 ← ‘0’
(c) T2: ‘0’ → WR, Data on D7-D0
(d) T4: ‘1’ → WR, clocks ’374. D-inputs to Q-outputs. Address, data & control de-asserted by μP.
82C55 Programmable Peripheral Interface

Note: 82C55 structure, functions, interfacing is done in class. Software, programming is homework for LAB 2 Prep.

General Structure:
82C55 Programmable Peripheral Interface

Used in PC’s to interface to keyboard and parallel ports. Three I/O Ports, programmed in groups of 12 pins. Group A: PA7–PA0 PC7–PC4 Group B: PB7–PB0 PC3–PC0 Pins A1 and A0 are used to select an internal register or port.

Access to 82C55: CS=0, the A1A0 determines function.

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>Port A</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>Port B</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>Port C</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>Command register (Write only)</td>
</tr>
</tbody>
</table>
I/O Interfacing Example 2

Ex: Interface an 82C55 to an 8086µP so that the I/O ports have the following addresses:

   Port A: 00C0
   Port B: 00C2
   Port C: 00C4
   Command Reg: 00C6

Note that this design will only support 8-bit reads/writes to even port addresses (even though 8086 has a 16-bit data bus).
### I/O Interfacing Example 2

**Solution:**

1. **Port addresses:**

<table>
<thead>
<tr>
<th>Address</th>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00C0:</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>00C2:</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>00C4:</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>00C6:</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

Decode to enable 82C55

82C55 Address Lines
I/O Interfacing Example 2

Solution con’t:
2. Address decoding:

![Address Decoding Diagram]
Solution con’t:
3. Design interface:

From 2)

To/from External Devices…
82C55 Programmable Peripheral Interface

Modes of operation:
Commands are written to the command register port.

3 modes of operation:

**Mode 0** Basic I/O
Two 8-bit ports (A&B) and two 4-bit ports (C7-C4 and C3-C0)

Any port can be selected as input or output.
Outputs are latched.
Inputs are **NOT** latched.
Modes of operation con’t:

**Mode 1** Strobed Input/Output

Two groups:

- Group A = Port A & C7-C3
- Group B = Port B & C2-C0

8-bit ports A or B can be used for input or output (both latched).

Port C pins can be used for control and status of 8-bit port.
82C55 Programmable Peripheral Interface

Modes of operation con’t:

**Mode 1** control signals for input:

- **STB** Strobe input
  - loads data into input latch.
- **IBF** Input buffer full
  - signals that input data has been latched and is ready to read.
- **INTR** Interrupt request
  - used to interrupt \( \mu \)P.
  - Enabled by INTE command to Port C.

**INPUT TO 82c55**

**OUTPUT FROM 82c55**
82C55 Mode 1 Input Port

Diagram showing connections between 82C55 and Keyboard with signals PA<sub>0</sub> to PA<sub>7</sub>, PC<sub>4</sub>, ASCII, STB, D<sub>0</sub> to D<sub>7</sub>, and DAV.
82C55 Mode 1 Input Port

External to 82C55: “I’m sending you new data”

82C55 to external: “Data received – don’t send anymore yet”

82C55 to μP: “Come and get it”

μP to 82C55: “Got it”

Data strobed into port

Data read by microprocessor
82C55 Programmable Peripheral Interface

Modes of operation con’t:

**Mode 1** control signals for output:

- **OBF**  Output Buffer Full
  - data is ready in port to be read by an external device.

- **ACK**  Acknowledge Input
  - Informs 82C55 that data has been read and accepted by peripheral device.

- **INTR**  Interrupt request
  - Used to signal \( \mu P \) that peripheral has accepted data and that the next output data can be sent.
Could use OBF signal from PC1 instead of generating manually via the PC4 general purpose I/O pin.
Starting state:
- Interrupt has been requested.
- Must provide new data to 82C55 to clear the request.
Modes of operation con’t:

**Mode 2** Strobed Bidirectional bus I/O

- communications with peripheral on 8-bit transceiving port.
- used in Group A only.
- 5-bits of control from Port C.
- Both inputs and outputs are latched.
- Control signals are $\overline{STB}$, $\overline{IBF}$, $\overline{OBF}$, $\overline{ACK}$, INTR.
82C55 Mode 2 Bi-directional Port
82C55 Programmable Peripheral Interface

Summary of modes

<table>
<thead>
<tr>
<th>Port A</th>
<th>Mode 0</th>
<th>Mode 1</th>
<th>Mode 2</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>IN</td>
<td>OUT</td>
<td>I/O</td>
</tr>
<tr>
<td>Port B</td>
<td>IN</td>
<td>OUT</td>
<td>Not used</td>
</tr>
<tr>
<td>0</td>
<td>IN</td>
<td>OUT</td>
<td>I/O</td>
</tr>
<tr>
<td>1</td>
<td>IN</td>
<td>OUT</td>
<td>I/O</td>
</tr>
<tr>
<td>2</td>
<td>IN</td>
<td>OUT</td>
<td>I/O</td>
</tr>
<tr>
<td>3</td>
<td>IN</td>
<td>OUT</td>
<td>INTR\textsubscript{A}</td>
</tr>
<tr>
<td>4</td>
<td></td>
<td></td>
<td>IBF\textsubscript{A}</td>
</tr>
<tr>
<td>5</td>
<td></td>
<td></td>
<td>STB\textsubscript{A}</td>
</tr>
<tr>
<td>6</td>
<td></td>
<td></td>
<td>INTR\textsubscript{B}</td>
</tr>
<tr>
<td>7</td>
<td></td>
<td></td>
<td>IBF\textsubscript{B}</td>
</tr>
</tbody>
</table>

No need to memorize these...