SYSC3601 Microprocessor Systems

Unit 6: Input/Output (I/O) Systems

Topics/Reading

- 1. I/O Ports, design, and address decoding.
- 2. Programmed I/O structures
- 3. 82C55 Programmable peripheral interface chip.

Reading: Chapter 11, sections 1-3 Intel specifications: 8255A

I/O Mapping Options

Two methods are available:

1. I/O mapped I/O (isolated I/O)

I/O Ports are isolated from memory in a separate I/O address space.

Memory can be expanded to full size

Data transfer from/to I/O is restricted to IN and OUT instructions.

Separate control signals using M/IO, WR, RD enable I/O ports.

Intel-based PC's use isolated I/O

I/O Mapping Options

Two methods are available:

2. Memory Mapped I/O

I/O device is treated as a memory location.

Any memory transfer instruction can used to access the device.

Reduces amount of system memory available to applications.

Reserves fixed portion(s) of the memory map for I/O.

6800, 68000 uses memory-mapped I/O.

I/O Instructions

8086/8088 provides 2 instructions: IN for I/O Input

OUT for I/O Output

Transfers data between I/O device and the **accumulator** Ex:

	IN AL,45h	byte	Immediate, fixed 8-bit port	
	IN AX,46h	16- bit	Immediate	
	IN AL,DX	byte	Variable port	
	IN AX,DX	16- bit	Variable port	
	0UT 45h,AL	byte	Immediate	
SYSC3601	OUT DX,AX	16- 5	Variable port _{Microprocessor} Sys	tems

I/O Instructions

IN and OUT cause the I/O address (port number) to appear on the address bus.

8-bit port address: A7-A0 with A15-A8 = 0

16-bit port address: A15-A0

Note: Address lines A16-A19 are undefined during an I/O operation.

8-bit fixed port address – 256 ports only with range 00H-FFH.

16-bit variable port address – 216 ports (64K) with range 0000H-FFFFH.

Must use DX to hold 16-bit port number

Some systems only decode A7-A0 for I/O – limited to 256 ports.

PC's decode A15-A0, i.e., the full 64K range is available. All Intel μ P beyond the 8086/88 have INS and OUTS instructions for string transfers between memory and I/O devices.

I/O Design

1. Basic Input Interface connects I/O device to data bus for input.

SYSC3601

must be buffered (ex 74LS244) (must have high impedance state). may be latched (ex 74LS373 or '374).

buffer or latch is enable by decoding address and control lines.



7

Microprocessor Systems

I/O Design

2. Basic Output Interface

Connects I/O device to data bus for output.

must be latched (ex: 74LS373 or '374)

latch is enabled (clocked) by decoding address and control lines.



3. Latched Input Port + Strobe and Status External device uses strobe input signal to input new data

Status tells μP that new data is waiting (reset by reading data)



Read Cycle for 'IN AL, DX' for Reading Data Port

I/O Design

4. Handshaking

Strobe alone does not guarantee that transfer was successful

Potential data loss

Need feedback signals -> Handshaking!

Usually have ACK(nowledge) signal to indicate successful transfer.

Required to synchronize data transfer.

Partial handshaking (pulse mode)

Strobe data in (brief pulse on strobe line)

Pulse acknowledge signal (brief pulse on acknowledge line)

2-edge system (rising edges of fixed-width pulses)

Full handshaking (you are not responsible for this...)

4-edge system

Strobe is held high until μP acknowledges receipt of new data

Acknowledge held high until new data given.

Pulse mode or full handshaking can be accomplished using:

(a) Polling: μ P queries device at regular intervals.

(b) Interrupts: signal μ P that device needs servicing (later)

I/O Design – Full Handshaking

1.

2.

3.

4.

5.

6.

SYSC3601

A supervisor control system requires 64 switches and 64 LEDs to be interfaced to an 8088µP. Assumptions and constraints:

1. 8088 is demultiplexed and buffered.

2. each 8-bit input port (switch) and corresponding 8-bit output port (LED) pair is to have the same address.

3. I/O mapped I/O is used with addresses running sequentially from CBF0H-CBF7H.

4. Use decoders, latches, buffers and logic gates as required.

5. Subroutine reads switches and set corresponding LED using programmed I/O (as opposed to interrupts).

1) Supervisory Control System Architecture:

2) Address decoding

SYSC3601

3) Interface Design

^aOnly one input and one output bank at address CBF4H is shown.

4) Operation
 MOV DX,CBF4h ; Load port address.
 IN AL,DX ; Read switches.
 OUT DX,AL ; Update LED's
Read:

- (a) T1: CBF4h \rightarrow Address Lines, '1' \rightarrow IO/<u>M</u>.
- (b) '138 enabled with A2A1A0 = 100; Y4 ← '0'
- (c) 74LS244 enabled \rightarrow switch data appears on D7-D0
- (d) T2: '0' \rightarrow RD
- (e) T3: Data read by μP at end of T3.
- (f) T4: '1' \rightarrow RD, address & control de-asserted by μP

4) Con't

MOV DX,CBF4H ; Load port address. IN AL,DX ; Read switches.

OUT DX,AL ; Update LED's Write:

- (a) T1: CBF4h \rightarrow Address Lines, '1' \rightarrow IO/M
- (b) '138 enabled with A2A1A0 = 100; Y4 ← '0'
- (c) T2: '0' \rightarrow WR, Data on D7-D0
- (d) T4: '1' \rightarrow WR, clocks '374. D-inputs to Q-outputs.

Address, data & control de-asserted by μP .

Note: 82C55 structure, functions, interfacing is done in class. Software, programming is homework for LAB 2 Prep. General Structure:

Used in PC's to interface to keyboard and parallel ports. Three I/O Ports, programmed in groups of 12 pins. Group A: PA7–PA0 PC7–PC4 Group B: PB7–PB0 PC3–PC0 Pins A1 and A0 are used to select an internal register or

port.

Ex: Interface an 82C55 to an 8086 μP so that the I/O ports have the following addresses:

Port A: 00C0 Port B: 00C2 Port C: 00C4 Command Reg: 00C6

Note that this design will only support 8-bit reads/writes to even port addresses (even though 8086 has a 16-bit data bus).

Solution: 1. Port addresses:

13 12 7 3 2 15 14 11 10 9 8 6 5 4 1 0 00C0: 1 1 0 0 0 Θ 0 0 0 Θ Θ 0 0 Θ 0 Θ 00C2: Θ 1 1 Θ 1 0 0 0 0 0 0 0 Θ 0 0 Θ 00C4: 0 Θ • Θ Θ Θ 1 1 Θ 1 • 0 0 Θ 0 Θ **00C6**: • Θ 0 • • Θ Θ Θ 1 1 Θ 0 • 1 1 Θ С С С С С С С С С С С С С **A1** AΘ С

Decode to enable 82C55

82C55 Address Lines

Solution con't: 2. Address decoding:

Solution con't: 3. Design interface:

Modes of operation:

Commands are written to the command register port.

3 modes of operation:

Mode 0 Basic I/O

Two 8-bit ports (A&B) and two 4-bit ports (C7-C4 and C3-C0)

Any port can be selected as input or output.

Outputs are latched.

Inputs are **NOT** latched.

Modes of operation con't:

Mode 1 Strobed Input/Output Two groups:

Group A = Port A & C7-C3

Group B = Port B & C2-C0

8-bit ports A or B can be used for input or output (both latched).

Port C pins can be used for control and status of 8-bit port.

Modes of operation con't:

Mode 1 control signals for input:

STBStrobe inputINPUT TO 82c55loads data into input latch.

IBF Input buffer full OUTPUT FROM 82c55

signals that input data has been latched and is ready to read.

INTR Interrupt request

used to interrupt μP .

Enabled by INTE command to Port C.

82C55 Mode 1 Input Port

82C55 Mode 1 Input Port

Modes of operation con't:

Mode 1 control signals for output:

OBF Output Buffer Full

data is ready in port to be read by an external device.

ACK Acknowledge Input

Informs 82C55 that data has been read and accepted by peripheral device.

INTR Interrupt request

Used to signal μP that peripheral has accepted data and that the next output data can be sent.

82C55 Mode 1 Output Port

SYSC3601

32

Microprocessor Systems

Modes of operation con't:

Mode 2 Strobed Bidirectional bus I/O

- communications with peripheral on 8-bit transceiving port.
- used in Group A only.
- 5-bits of control from Port C.
- Both inputs and outputs are latched.
- Control signals are \overline{STB} , IBF, \overline{OBF} , \overline{ACK} , INTR.

82C55 Mode 2 Bi-directional Port

SYSC3601

Microprocessor Systems

Summary of modes

No need to memorize these...