Carleton University

Dept. of Systems and Computer Engineering

Microprocessor Systems—SYSC 3601

Mid Term Exam

Instructor: Dr. Ramy Gohary

July 29, 2014

Instructions:

- 1. No calculators, notes, or books allowed.
- 2. All questions are to be answered on the examination booklet provided.
- 3. The total mark is 125 points—25 bonus points.
- 4. Time allowed 2 hours, unless otherwise instructed.
- 1. Introduction and overview on microprocessor systems:

20 marks total

25 marks total

- (a) Sketch, list and explain the functionality of the components of the Von Neumann model. 5 marks
- (b) To which component in the Von Neumann model do the following entities belong: flash memory, DVD-RW, ROM, hard disk, microprocessor? 5 marks
- (c) How many bytes are there in a $4G \times 8$ memory section? How many bits are needed to address each location in this section? 5 marks
- (d) The double-word AC43BCBCH is stored in the memory location starting at A0000H of an 8088based microprocessor system. Draw a memory map indicating the exact location of eah byte of this double-word. 5 marks

2. Programming model

- (a) Give an example of three instructions, each one automatically affects one of the following: CX, SP and the Z flag. 5 marks
- (b) Suppose that DS=1000H, SS=2000H, CS=3000H, ES=4000H, BP=FFH, BX=FFFFH and DI=5H.
 - i. Which memory locations are addressed by: MOV DL, [BP]? 2.5 marks
 - ii. Which memory locations are addressed by: MOV EAX, [BX+DI]? 2.5 marks
- (c) Explain why the max size of a memory segment in the real addressing mode is 64K. 5 marks
- (d) Code a descriptor that describes a data memory segment that grows upward and begins at location 03000000H and ends at location 05FFFFFFH and can be written. The memory has not been accessed, and can be accessed with the lowest privilege level. Assume that the segment is available (i.e., AV=1) and that the instructions are 32 bits (i.e., D=1). 10 marks

3. Addressing modes and machine coding
(a) Machine encode the instruction: MOV AX, [BX+DI+2H].
(b) What is the instruction corresponding to the following machine code: 8CC8H?
5 marks

- (c) Let IP=0100H and CS=1000H before executing the previous instruction. What are the contents of the memory location CS:IP and CS:IP+1? 5 marks
- (d) Estimate the execution time of the following code: 10 marks MOV DI, FH ADD [1234H+DI],AL Again: DEC DI JNZ Again
- 4. The 8086 and 8088 hardware and bus structure
 - (a) Suppose that a microprocessor operates at 5MHz. How long does the bus cycle occupy, assuming no wait states are inserted? 5 marks
 - (b) What happens during T_1, T_2, T_3 and T_4 of a standard write bus cycle? Show a timing diagram. 10 marks
 - (c) Design a circuit that uses the 8284A clock generator and an 8-bit shift register to insert two wait state in the bus cycle of the 8086 microprocessor. Don't forget to show the signal coming from the external device that needs the wait states. 10 marks

5. Memory interfacing: Design a memory interface for the 80886 which will provide 128K bytes of SRAM, organized as $64K \times 16$ bits, starting at address 50000H and using 62256 SRAM $32K \times 8$ chips. Follow the following steps to arrive at the required design. 30 marks total

(a)	How many chips are required?	3 marks
(b)	How man address lines go to each chip?	2 marks
(c)	How will the chips be organized in banks? Which parts of the address bus will be used?	5 marks
(d)	Determine the address range.	5 marks
(e)	Generate the overall chip select signal.	5 marks
(f)	Generate bank-specific write signals.	5 marks
(g)	Connect the address bus, the data bus and the control signals: $\overline{WR}, \overline{RD}, \overline{BHE}, M/\overline{IO}$ and \overline{BLE} .	5 marks

Good luck!

25 marks total









Standard Logic Gates: AND, NAND, NOT, OR, NOR, ...

		In	tel 808	6			Intel 8088							
GND	$\Box 1$		$\overline{\mathbf{U}}$	40	þ	Vcc			GND	$\Box 1$	$\overline{\mathbb{O}}$	40] Vcc	
AD14	$\square 2$			39	þ	AD15			A14	$\square 2$		39	A15	
AD13	□3			38	þ	A16/S3			A13	□[3		38	A16/S3	
AD12	4			37	Þ	A17/S4			A12	4		37	A17/S4	
AD11	口5			36	Þ	A18/S5			A11	口5		36	A18/S5	
AD10	口6			35	Þ	A19/S6			A10	口6		35	A19/S6	
AD9	Ц7			34	Þ	BHE/S7			A9	口7		34	$\overline{SS0}$	
AD8	日8			33	Þ	MN/MX			A8	口8		33	MN/MX	
AD7	口9		0006	32	Þ	RD			AD7	口9	0000	32	\overline{RD}	
AD6		0	8080	31	Þ	HOLD	(<u>RQ/GT0</u>)		AD6	口10	0000	31	HOLD	(<u>RQ/GT0</u>)
AD5	$\Box 1$	1	CPU	30	Þ	HLDA	(<u>RQ/GT</u> 1)		AD5	[11	CPU	30] <u>HLD</u> A	(<u>RQ/GT</u> 1)
AD4	$\Box 1$	2		29	Þ	WR	(LOCK)		AD4	[12		29	WR_	(LOCK)
AD3		3		28	Þ	M/IO	$(\underline{S2})$		AD3	[13		28	IO/M	$(\underline{S2})$
AD2		4		27	Þ	DT/R	$(\underline{S1})$		AD2	[14		27	DT/R	(<u>S1</u>)
AD1		5		26	Þ	DEN	(S0)		AD1	口15		26	DEN	(S0)
AD0		6		25	Þ	ALE	(QS0)		AD0	口16		25	ALE	(QS0)
NMI	$\Box 1'$	7		24	Þ	INTA	(QS1)		NMI	Ц17		24	INTA	(QS1)
INTR		8		23	Þ	TEST			INTR	口18		23	TEST	
CLK		9		22	Þ	READY			CLK	口19		22] READY	
GND	$\Box 2$	0		21	þ	RESET			GND	□20		21	RESET	

Max mode shown in (brackets)