## The Intel 80x86

## Getting to Know a Microprocessor.

- Processor is characterized by its :
  - **Register** Set
    - General purpose registers,
    - addressing registers,
    - control/status registers
  - Instruction set
    - Includes addressing modes
  - Interrupt mechanism (later!)
- Intel 8086: start of the 80x86 family tree.
  - All registers: 16-bit
  - 16-bit data and 20-bit address bus
  - I/O mapped with 8-bit and 16-bit ports (later)
  - Each descendant right up to the P6– are backward compatible
    - Same basic set of registers ... but wider
    - Same basic instructions ... but more
    - Same interrupt mechanism

#### SYSC-3006

- 16-Bit General Purpose Registers
  - can access all 16-bits at once
  - can access just high (H) byte, or low (L) byte



#### 16-Bit Segment Addressing Registers

CS	Code Segment
DS	Data Segment
SS	Stack Segment
ES	Extra Segment

### 16-Bit Offset Addressing Registers

SP	Stack Pointer
BP	Base Pointer
SI	Source Index
DI	Destination Index

### 16-Bit Control/Status Registers

**IP** Instruction Pointer (Program Counter for execution control)

## **FLAGS** 16-bit register

- Not a 16-bit value: a collection of 9 bit-flags (six are unused)
- Flag is set when it is equal to 1
- Flag is clear when it is equal to 0

#### Control Flags

Direction: Used in string instructions for moving forward/backward through strings Interrupt: Used to enable/disable interrupts (Later) Trap: Used to enable/disable single-step trap (Later)

#### Status Flags

- Flags set/cleared as "**side-effects**" of an instruction
- Part of learning an instruction is learning what flags is writes
- There are instructions that "read" a flag and indicate whether or not that flag is set or cleared.

Status Flag	Name	Description		
С	Carry			
А	Auxiliary Carry			
Ο	Overflow			
S	Sign	Sign		
Ζ	Zero			

- Other registers **internal to the CPU** 
  - They support the **execution of instructions** 
    - Example: IR Instruction Register
    - Example: ALU input/output registers are temporary registers (scratchpad values)
  - They **cannot be accessed** directly by programmers
  - May be larger than 16-bits

- How can **16-bit registers** and values be used to specify **20-bit** addresses?
  - Want to use 16-bit registers to refer to memory addresses
- Use two registers "side-by-side"



- Real-Address Mode (8086 and not later family members)
- On top of linear address space (from 0 to 1 Meg-1), overlay overlapping "segments"
  - Linear address: <u>absolute address</u> (20-bit value)
  - Segment defined as sequence of bytes that
    - Starts every 16-bytes (starts on absolute address that ends in 0h)
    - **Length: 64K** consecutive bytes (64K = FFFFh)
      - Hints :  $2^{16} = 64$ K and all the 8086 registers are 16-bits wide

Segment i overlaps

segment i + 1

- Segment 0 starts at absolute address 00000H and goes to 0FFFFh
- Segment 1 starts at absolute address 00010H and goes to 1000Fh
- Segment 2 starts at absolute address 00020H and goes to 1001FH
- 1. A particular byte can be located by giving segment number and offset within segment.
- 2. A particular byte located within more than one segment



- At the hardware level :
  - Address put on the Address Bus as a **20-bit linear address**
- From the Software (Programmer's) Perspective:
  - Addresses NEVER specified as 20-bit values
  - Addresses ALWAYS specified as two 16-bit values: segment:offset
- Who does the conversion ?
  - The CPU (e.g. during the fetch of an instruction)
  - As a programmer, you always use segment:offset

- How does the CPU convert from segment:offset to absolute ?
  - Recall: each segment starts at 16-byte boundary
  - Start address of a segment = segment number  $* 16_{10}$
  - Hint: shortcut for multiplying by 16 when working in binary(hex)?



• Example: Suppose we have segment number = 6020H and offset = 4267H

segment * 10H -	<b>&gt;</b>	60200 H	
+ offset $\rightarrow$		4267 H	
20-bit address		64467 H	20-bit address

- Remember : ugly Side Effect of Segmented Memory
  - Each memory byte can be referred to by many different SEG:OFS pairs
- Example: The (unique) byte at address **00300 H** can be referred to by:

0 H : 300 H 1 H : 2F0 H 30 H : 0 H ( more too ! ) How is segmented memory managed by the 8086?

- 8086 includes four 16-bit SEGMENT registers:
  - CS : Code Segment Register
  - DS : Data Segment Register
  - SS : Stack Segment Register
  - ES : Extra Segment Register
- Segment registers are used by default as the segment values during certain memory access operations
  - All instruction fetches: CS : IP
  - "most" data access:

DS : offset

BUT segments must be initialized before use (Later!)

Processor uses contents of DS as 16-bit **segment** value when fetching data => programmer only needs to supply 16-bit **offset** in instructions) Let's refine the Instruction Execution Cycle ...



## Instruction Execution Cycle

- What is an instruction ?
  - On Intel 8086, an instruction is a sequence of 1..6 bytes
- A simple (incomplete) model of an instruction is as follows :



- Common mistake: **do not apply little endian to an instruction.** 
  - Little endian only applies to word operations, not sequences of bytes.

## Instruction Execution Cycle

Before fetch:



## Instruction Execution Cycle

After fetch:

